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In wavelength division multiplexing (WDM) schemes, splitters must be used to combine and
separate different wavelengths. Conventional splitters are fairly large with footprints in hundreds
to thousands of square microns, and experimentally-demonstrated MMI-based and inverse-designed
ultra-compact splitters operate with only two channels and large channel spacing (>100 nm). Here
we inverse design and experimentally demonstrate a three-channel wavelength demultiplexer with
40 nm spacing (1500 nm, 1540 nm, and 1580 nm) with a footprint of 24.75 µm2. The splitter has a
simulated peak insertion loss of -1.55 dB with under -15 dB crosstalk and a measured peak insertion
loss of -2.29 dB with under -10.7 dB crosstalk.
I. INTRODUCTION
Integrated silicon photonics can play key roles in
many applications, including optical interconnects [1]
and quantum technologies [2]. One of the advantages
to using photonics is utilizing different wavelengths of
light to carry information in order to dramatically in-
crease the information bandwidth in a fiber or waveg-
uide. In such wavelength division multiplexing (WDM)
systems, wavelength demultiplexers are used to sepa-
rate the different channels. Conventional demultiplex-
ers, such as ring resonator arrays and arrayed waveguide
gratings, have fairly large footprints [3, 4]. Nanopho-
tonic inverse design has enabled the design of more com-
pact devices [5–9], but previous experimental demonstra-
tions of inverse-designed wavelength demultiplexers have
only achieved broadband demultiplexing of two channels
with large channel spacings (>100 nm) [10, 11]. Frand-
sen et al. experimentally showed a drop-filter with 11
nm full-width-half-maximum (FWHM) [12], but the de-
vice only filters out one wavelength over a larger foot-
print than we demonstrate here. Recent experimental
demonstrations of multimode interference (MMI) devices
have also achieved demultiplexing capabilities in ultra-
compact footprints but again with large channel spacings
over two channels [13, 14]. Since the number of wave-
lengths available in a WDM system is inversely propor-
tional to the channel spacing, WDM systems that utilize
multiple wavelengths require demultiplexers with more
channels and much smaller channel spacing. Here, using
our nanophotonic inverse design approach [5, 10, 15], we
design and experimentally demonstrate a three-channel
wavelength demultiplexer with 40 nm channel spacing
and a 5.5 µm × 4.5 µm footprint for the silicon-on-
insulator (SOI) platform.
II. DESIGN METHOD
The setup of the problem follows closely with our work
described in the references [10] and [15]. For clarity, we
provide a brief overview and highlight the salient points
of the optimization in Section II A. Further details can
be found in the supplementary information of [15]. In
Section II B, we discuss modifications to the optimization
process used to design the narrow-band demultiplexer. In
Section II C, we describe the complete design algorithm
with the specific parameters used in the optimization and
design.
A. Setup
The design of a 3-channel wavelength demultiplexer is
inherently a multiobjective problem: At each operating
wavelength, it is desirable to maximize the transmission
while at the same time minimizing the crosstalk. The
relative importance of these goals are expressed through
an objective function F . The exact form of F is detailed
in the supplementary information of [15].
Applying the fabrication-constrained optimization pro-
cedure outlined in [15] requires starting with a good ini-
tial condition as the optimization landscape is highly
non-convex with many undesirable local optima. Con-
sequently the optimization procedure is split into two
stages. In the first stage, deemed continuous optimiza-
tion, the discrete constraint is relaxed to allow the per-
mittivities to vary continuously between that of sili-
con oxide and silicon. This optimization stage pro-
vides a structure that seeds the second stage, fabrication-
constrained discrete optimization, which, as its name im-
plies, produces a fabricable, discrete structure.
In the continuous stage, the structure is parametrized
by a 2D image where each pixel of the image corresponds
to the permittivity of the device at the corresponding lo-
cation. A local optimum of the objective can be found by
applying gradient descent. Naively calculating the gradi-
ent is an expensive operation since it involves computing
the variation of the objective with every design compo-
nent. However, using the adjoint method [16], the gradi-
ent calculation is related to the result of a time-reversed
electromagnetic simulation. Consequently, the gradient
can be computed by running a single simulation, which
is substantially more efficient than the naive approach.
In the discrete stage, the device is parametrized by a
spatially continuous level set function, where the permit-
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2tivity of the device at a particular location depends on the
sign of the level set function. The level set representation
can characterize arbitrary boundaries and naturally han-
dles merging and splitting of holes. A gradient-descent-
like update can be performed on the level set and can be
extended to impose fabrication constraints [15].
B. Biasing
In its simplest form, the continuous optimization stage
does not always generate a good initial condition for the
discrete stage. Empirically, we found that the outcome
of the continuous optimization stage provides a good ini-
tial condition for the fabrication-constrained discrete op-
timization stage if the output structure of the continu-
ous optimization is nearly discrete, i.e. each pixel has
a permittivity close to that of the device or that of the
cladding. Unfortunately, applying gradient descent di-
rectly can lead to structures that have weakly-modulated
permittivities that are somewhere in between, and this
results in poorly performing structures in the discrete
stage. It is possible to optimize in the continuous stage
for more steps in the hopes of obtaining a more discrete
structure, but in practice, this not only requires a sig-
nificant overhead in computational resources but also of-
fers no guarantee that a discrete structure will eventually
form.
There are a wide variety of proposals to mitigate this
issue of “gray” areas in the structure, including density
filters [17], sensitivity filters [18], penalty functions [19],
artificial damping [20], and morphological filters [21]. In
this work, we mitigate this issue through a specific vari-
ant of penalty functions, which we call biasing. Specifi-
cally, we introduce the concept of self-biasing to produce
more discrete pixels and the concept of neighbor biasing
to produce discrete structures with larger feature sizes.
As noted previously, in the continuous stage, the struc-
ture is parametrized by a 2D image. More specifically,
the structure can be described by a vector z ∈ [0, 1]n
where n is the total number of pixels in the image. The
permittivity at the ith pixel is given by i = (hi−lo)zi+
lo where hi is the permittivity of the device and lo is
that of the cladding. These are silicon and silicon oxide,
respectively, for the wavelength demultiplexer.
The gradient descent update can be described by the
operation
z← z− α∇F (z) (1)
where α is the gradient descent step size and F is the
objective function. After the gradient update we perform
a self-biasing update to the parametrization:
z← clip(bs(z)) (2)
where the clipping function, applied element-wise to the
vector, is defined as
clip(x) =

x, if 0 ≤ x ≤ 1
0, if x < 0
1 if x > 1
(3)
and the self-biasing function bs is defined as
bs(z) =
1
1− 2k
(
z− 1
2
)
+
1
2
(4)
and 0 ≤ k < 12 is a parameter to the biasing function.
The goal of the biasing function is shift the pixel values
towards either 0 or 1, corresponding to lo and hi, respec-
tively. Indeed, bs(zi) > zi when zi >
1
2 and bs(zi) < zi
when zi <
1
2 . The value of k determines the strength of
this biasing: a large k corresponds to a dramatic change
in zi whereas a small k corresponds to a gentle push in
zi. The name self-biasing comes from the fact that each
pixel is biased towards zero or one depending on its cur-
rent value.
By combining the gradient descent update and the self-
biasing update into one update step, it is not hard to
show that the self-biasing update is equivalent to adding
a quadratic penalty function g to the objective of the
form g(z) = czT (1 − z) for some constant c. However,
there are several advantages to expressing self-biasing as
a separate update step. First, the discretization goal of-
ten opposes progress towards a well-performing device.
A line search is often used in gradient-based methods in
order to speed up (and ensure) convergence. Under a
line search, the objective function is forced to decrease in
value each iteration, and empirically, incorporating self-
biasing update into the objective function results in pre-
mature convergence to poor solutions. Second, express-
ing self-biasing as a separate update readily generalizes to
more sophisticated types of biasing, as we will see shortly.
No biasing Self-biasing Neighbor biasing
FIG. 1: Optimized continuous structures with no biasing, self-
biasing, and neighbor biasing after 100 iterations. Black rep-
resents silicon (1) and white represents silica (0). With no
biasing, the structure is not discrete at all. With self-biasing,
the structure becomes much more discrete but at the expense
of producing many small features. With neighbor biasing, the
structure becomes discrete and avoids smaller features.
In Figure 1, we see the results with and without self-
biasing applied. As one can see, self-biasing often pro-
duces nearly-discrete structures that have very small fea-
tures. The reason is that self-biasing is a self-reinforcing
3action: A pixel that was biased towards zero/one in one
iteration will likely be biased towards zero/one in the
next iteration. In order to address this issue, we intro-
duce the notion of neighbor biasing, in which the pixel
values are biased based not only on their current values
but the values of their neighbors as well. Mathemati-
cally, we choose to use the neighbor biasing function bn
in place of bs where
bn(z) =
1
1− 2k (z− h(z)) +
1
2
(5)
and h is a function whose ith component arises from av-
eraging the pixel values in a circle of radius r around the
ith pixel. The averaging radius r controls the size of the
holes in the structure.
To compute h(z), we first treat z as a 2D grayscale
image. We convolve this image with a uniform circular
disk of radius r, and denote the resulting image as zavg.
We then define h(z) as
[h(z)]i =
1
2
+ kavg
(
1
2
− [zavg]i
)2p+1
(6)
where [v]i denotes the ith element of vector v, and kavg
and p are parameters that control the strength of the
bias. The parameter p reflects the fact that biasing
should be weak if [zavg]i is close to
1
2 but substantially
stronger if [zavg]i is far from
1
2 . The parameter kavg
scales the biasing depending on the chosen p in order
to not discretize the structure too quickly. Notice that
the neighbor-biasing update is equivalent to self-biasing
update when [zavg]i =
1
2 . Moreover, note that in this
biasing scheme, it is easier mathematically and more in-
tuitive to work with the update step directly rather than
expressing the result as a penalty function.
Figure 1 compares the results of using no-biasing, self-
biasing, and neighbor biasing. Under no biasing, there
a large regions of intermediate permittivity. With self-
biasing, these intermediate regions largely disappear but
at the expense of small features, but with neighbor bi-
asing, the structure is both discrete and mostly free of
small features.
C. Design of 3-channel Wavelength Demultiplexer
The 3-channel wavelength demultiplexer is designed
on single fully-etched 220 nm thick Si layer with SiO2
cladding. Refractive indices of nSi = 3.48 and nSiO2 =
1.44 were used. The waveguide width was set to 500
nm for both the input and output waveguides. The
demultiplexer was designed for operation at 1500 nm,
1540 nm, and 1580 nm. The power in the fundamen-
tal transverse-electric (TE) mode of the input waveguide
at each wavelength was maximized at the correspond-
ing output waveguide and minimized at the other two
waveguides.
We solved the optimization problem given by
minimize
E1,E2,E3,φ
F (E1,E2,E3)
subject to ∇× 1
µ0
∇×Ei − ω2(φ)Ei = −iωJi,
i = 1, 2, 3
(7)
where Ei is the electric field at the ith wavelength (i.e.
1500 nm, 1540 nm, or 1580 nm), Ji is the total-field
scattered-field (TFSF) current source to excite the TE
mode of the input waveguide, and φ parametrizes the
structure. The form of φ depends on the stage of the op-
timization (continuous or discrete). The objective func-
tion F is given by
F (E1,E2,E3) =
3∑
i=1
fi(Ei)
where fi represents the sub-objective for the ith wave-
length and is given by equation S16 in [15]:
fi(xi) =
3∑
j=1
I+ (|L(Ei)| − αij) + I− (βij − |L(Ei)|) (8)
where I+ and I− are relaxed indicator functions as de-
fined in equation S17 in [15]. Here, αij and βij are chosen
to be 0.99 and 1, respectively, when i = j and chosen to
be 0 and 0.01, respectively, when i 6= j. L(Ei) is given
by
L(Ei) =
∫∫ (
Ei ×Hij + Eij × i
ωµ0
∇×Ei
)
· nˆdr⊥
(9)
where Eij and Hij are the electric and magnetic fields
of the jth output mode at the ith wavelength, nˆ is the
normalized vector in the waveguide propagation direc-
tion, and r⊥ represents the coordinates orthogonal to
the propagation direction. The supplementary material
for [15] contains the full details on the definitions and
mathematical derivation of the gradients.
The structure was first optimized in the continuous
stage wherein  = φ for 210 iterations. During this stage,
neighbor biasing with k = 0.01, kavg = 0.2 and p = 3 was
employed. The resulting structure was thresholded at a
threshold level of 0.5 and used as the initial condition for
the discrete stage optimization. The discrete stage opti-
mization ran for 145 iterations and follows the procedure
identical to our prior work [15]. The minimum radius
of curvature was constrained to be 40 nm and minimum
width of a hole to be 90 nm.
The device was designed in approximately 60 hours on
a single computer with an Intel Core i7-5820K processor,
64GB of RAM, and three Nvidia Titan Z graphics cards.
All electromagnetic simulations were performed using a
graphical processing unit (GPU) accelerated implemen-
tation of the finite-difference frequency-domain (FDFD)
method [22, 23] with a spatial step size of 40 nm.
4III. EXPERIMENTAL RESULTS
A. Fabrication
The wavelength demultiplexer was fabricated on Uni-
bond SmartCut silicon-on-insulator (SOI) wafers ob-
tained from SOITEC, with a nominal 220 nm device layer
and 3.0 µm buried oxide layer. A JEOL JBX-6300FS
electron-beam lithography system was used to pattern a
330 nm thick layer of ZEP-520A resist spun on the sam-
ples. No proximity-effect correction step was performed.
A transformer-coupled plasma etcher was used to trans-
fer the pattern to the device layer, using a C2F6 break-
through step and HBr/O2/He main etch. The mask was
stripped by soaking in solvents, followed by a HF dip.
Finally, the devices were capped with 1.6 µm of low pres-
sure chemical vapor deposition (LPCVD) oxide.
A multi-step etch-based process was used to expose
waveguide facets for edge coupling. First, a chrome mask
was deposited using liftoff to protect the devices. Next,
the oxide cladding, device layer, and buried oxide layer
were etched in a inductively-coupled plasma etcher us-
ing a C4F8/O2 chemistry. Next, a protective 20 nm
Al2O3 coating was deposited using atomic layer depo-
sition (ALD) in order to protect the waveguide facets
during further processing. An anisotropic etch using a
Cl2/BCl3/N2 chemistry removed the Al2O3 coating on
the substrate. To provide mechanical clearance for the
optical fibers, the silicon substrate was etched to a depth
of around 100 µm using the Bosch process in a deep
reactive-ion etcher (DRIE). Finally, the chrome mask
was chemically stripped, and the samples were diced into
conveniently-sized pieces.
B. Characterization
Figure 2 shows the design, scanning electron micro-
scope (SEM) image of the fabricated device, and sim-
ulated electromagnetic density at the operating wave-
lengths.
The transmission through the device was measured by
edge-coupling input and output waveguides with lensed
fibers. A polarization-maintaining fiber was used at the
input to ensure that only the TE mode of the silicon
waveguide was excited. Consistent edge-coupling was
achieved by maximizing transmission with a 1570 nm
laser, and the transmission spectra were measured with
a supercontinuum source and spectrum analyzer. The
spectra were normalized against transmission through a
waveguide adjacent to the device.
The simulated and measured transmission are shown
in Figure 3. The consistency of the measurements across
four identically fabricated devices indicate that the de-
vice is robust to fabrication imprecision. The peak sim-
ulated transmission was -1.56 dB at 1500 nm, -1.68 dB
at 1540 nm, and -1.35 dB at 1580 nm. The peak av-
erage measured transmission was -2.82 dB at 1471 nm,
-2.55 at 1512 nm, and -2.29 dB at 1551 nm. At peak
transmission, simulated crosstalk was under -15 dB, and
measured crosstalk was under -10.7 dB. The discrepan-
cies between simulated and measured devices are a likely
result of slight underetching and/or overetching during
the fabrication process.
IV. CONCLUSION
By using a biasing technique in the optimization pro-
cess, we have designed and experimentally demonstrated
an efficient, compact, narrowband three-channel wave-
length demultiplexer on SOI. The consistent performance
across four fabricated devices indicate that the designs
are also robust to fabrication errors. We expect that
similar inverse design techniques can be used to design
demultiplexers with more channels and smaller channel
spacing while maintaining a relatively small footprint as
compared to conventional demultiplexers.
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